Theseus Research, Inc.
Escape the Box
About TRI Technology Downloads Home
Theseus Research : Technical Papers : NULL Convention Logic™ Page 21 of 26
5. Some Adder Circuits

Next we show some adder circuits to demonstrate some advantages of NCL over previous approaches to asynchronous circuits. To give a sense of the logic we begin with the Boolean logic Minterm form of the full adder shown in Figure 26.

Figure 26

Figure 26. Minterm version of full adder.

This can be transformed directly into an asynchronous delay insensitive circuit by replacing the AND gates with 3 input C-elements as shown in Figure 27. This is a well known asynchronous circuit called delay insensitive minterm synthesis or DIMS [8]. What is not known is how to optimize this circuit which is expressed partly in Boolean logic and partly in terms of C-elements.

Figure 27

Figure 27. Minterm version of full adder.

<< Page 20 <<

download as .pdf

>> Page 22 >>

Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

On-Site Training and Seminars
We offer training and seminars on logically determined system design tailored to your needs. Send us an e-mail today!

Theseus Warp License Available
You can now purchase a license to use the Theseus Warp Algorithm in your products! Contact us via e-mail today.

.: About TRI : Company Information | Our Founders | Contact TRI :.
.: Technology : Logically Determined System Design | LDSD Book Materials | Null Convention Logic
Completeness Technical Paper
| NCL Technical Paper | Theseus Warp Algorithm
Theseus Warp Algorithm Technical Paper
| Comparing Technology | Size Transforms
Perspective Transforms
| Dynamic Artifacting :.
.: Downloads : Downloads :.
.: Home : Home | Site Map :.
© 1985-2004 Theseus Research, Inc.
All Rights Reserved. All content on this website is protected.
Please contact our webmaster with any issues regarding this website.