Theseus Research, Inc.
Escape the Box
About TRI Technology Downloads Home
Theseus Research : Technical Papers : NULL Convention Logic™ Page 14 of 26
Interesting Observations on Single Data Value NULL Convention Logic Circuits

A single data value NULL Convention Logic circuit can be conveniently monitored for faults in such a way that it cannot tell a lie as shown in Figure 17.

Figure 17

Figure 17. Fault monitoring NULL Convention Logic circuit.

If exactly one DATA value is asserted in each output group it is the correct resolution of a complete input data set. If there are ever three DATA result values simultaneously asserted, it is an error and the threshold three gate will announce the error. If the circuit only asserts one DATA result value it will fail to announce completion of resolution and this can be detected with a watchdog timer. A NULL Convention Logic circuit will always either:

1. Assert a correct result.

2. Fail to complete resolution.

3. Assert an explicit error signal.

A fault will be detected as soon as it causes an actual resolution error. This holds for all single point faults. It is possible for a NULL Convention Logic circuit to tell a lie but it requires two coordinated faults that produce a valid encoding which is, nevertheless, erroneous.

Single data value NULL Convention Logic circuits are similar to neural nets as shown in Figure 18.

Figure 18

Figure 18. Similarity to neural nets.

The single data value NULL Convention Logic circuit in the middle performs the same discrete symbolic processing as the Boolean circuit at the top, while at the same time being a more complete and autonomous expression of the process than the Boolean logic circuit. The fully connected neural net at the bottom, with an input layer, a hidden layer and an output layer can be configured to identically match the NULL Convention Logic circuit by setting the thresholds of each node and setting the weights of each connection appropriately to zero or one. The NULL Convention Logic circuit might be viewed as a pretrained neural net.

<< Page 13 <<

download as .pdf

>> Page 15 >>

Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

On-Site Training and Seminars
We offer training and seminars on logically determined system design tailored to your needs. Send us an e-mail today!

Theseus Warp License Available
You can now purchase a license to use the Theseus Warp Algorithm in your products! Contact us via e-mail today.

.: About TRI : Company Information | Our Founders | Contact TRI :.
.: Technology : Logically Determined System Design | LDSD Book Materials | Null Convention Logic
Completeness Technical Paper
| NCL Technical Paper | Theseus Warp Algorithm
Theseus Warp Algorithm Technical Paper
| Comparing Technology | Size Transforms
Perspective Transforms
| Dynamic Artifacting :.
.: Downloads : Downloads :.
.: Home : Home | Site Map :.
© 1985-2004 Theseus Research, Inc.
All Rights Reserved. All content on this website is protected.
Please contact our webmaster with any issues regarding this website.